

www.ti.com SPRS397-APRIL 2008

ARM Simulator Datasheet (v4.6)

FEATURES

- Integrated With Code Composer Studio[™] With Unified Loader Support for Both Microsoft Windows[®] and Linux Platforms
- Pin Connect for Injecting Interrupts to the Core
- Advanced Profiling
- Watchpoints
- Ease of Configuring the Simulator Through Enhanced Code Composer Studio Setup
- Full Instruction Set Simulators for ARM11™, ARM9e™, Cortex-M3™, and Cortex-R4™
- Endianness (Little, Big, BE-8: byte invariant; and BE-32: word invariant)
- Cycle Count Accurate ARM968 Simulator
- Cycle Count Accurate Cortex-M3 Simulator (alpha)
- Protocol Memory Compliant Interfaces in Cortex-M3 and ARM968™ Simulators

DESCRIPTION

- Simulators are available with the Code Composer Studio for ARM-based devices.
- The complete instruction set is modeled for ARM11, ARM9e, Cortex-M3, and Cortex-R4 simulators.
- ARM simulators support device-level features such as, profiling, cycle accuracy, pin or port connect and watchpoints.
- The ARM968 simulator has been validated for cycle accuracy using internal design cases.
- Cycle accurate version of M3 Simulator (alpha release) is available.
- Functional device simulators (ARM 11, Cortex-M3, and Cortex-R4) for ARM-based devices model the functionality of the device without accounting for cycle effects. They are fast and can be used for application validation.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio is a trademark of Texas Instruments.
ARM11, ARM9e, Cortex-M3, Cortex-R4, ARM968 are trademarks of ARM Limited.
Microsoft Windows is a registered trademark of Microsoft Corporation.
All other trademarks are the property of their respective owners.



Summary of Architectural Features

Table 1. Architecture Features

FEATURE	ARM 11	ARM 968	CORTEX-R4	CORTEX-M3
Cycle count accurate	No	Yes	No	Yes
Protocol compliant memory interface	No	Yes	No	Yes
Exception Model	Yes	Yes	Yes	Yes
Memory Protection Unit	NA	NA	No	Yes

Summary of Simulator Configurations

Table 2. Simulator Configuration⁽¹⁾

DEVICE SIMULATED	CCS CONFIGURATION	CYCLE ACCURACY	SPEED IN MIPS	SPEED IN MCPS
	Little Endian	No	2.56	NA
ARM11	Big Endian	No	2.55	NA
	Big Endian [BE-8]	No	2.55	NA
ARM968	Little Endian	Yes	NA	2.90
ARIVI900	Big Endian	Yes	NA	2.89
	Little Endian	Yes	0.84	1.23
Cortex-M3	Big Endian	Yes	0.81	1.15
	Big Endian [BE-8]	Yes	0.81	1.15
	Little Endian	No	2.58	NA
Cortex-R4	Big Endian	No	2.57	NA
	Big Endian [BE-8]	No	2.57	NA

⁽¹⁾ Refer to table 7 for details

Summary of Capabilities

Table 3. Capabilities of Simulator Configuration

CCS CON	IFIGURATION	CYCLE ACCURACY	PROFILER	PIN CONNECT	PORT CONNECT	WATCH-POINT
	Little Endian	No	Yes	Yes	No	Yes
ARM11	Big Endian	No	Yes	Yes	No	Yes
	Big Endian [BE-8]	No	Yes	Yes	No	Yes
ARM968	Little Endian	Yes	Yes	Yes	No	Yes
ARIVI900	Big Endian	Yes	Yes	Yes	No	Yes
	Little Endian	Yes	Yes	Yes	No	Yes
Cortex-M3	Big Endian	Yes	Yes	Yes	No	Yes
	Big Endian [BE-8]	Yes	Yes	Yes	No	Yes
	Little Endian	No	Yes	Yes	No	Yes
Cortex-R4	Big Endian	No	Yes	Yes	No	Yes
	Big Endian [BE-8]	No	Yes	Yes	No	Yes



Summary of Events

Table 4. Summary of Events

EVENTS			ARM 1	1	ARI	A 968	C	ORTEX	(-M3	CORTEX-R4		-R4
SUPPORTE D	DESCRIPTION	LE ⁽¹⁾	BE ⁽²⁾	[BE-8] ⁽³⁾	LE	BE	LE	BE	[BE-8]	LE	BE	[BE-8]
cycle.Total	This event count includes instruction execution cycle count, all stalls (including pipeline stalls cycles).	No	No	No	Yes	Yes	Yes	Yes	Yes	No	No	No
cycle.CPU	This event counts the cycles consumed by the CPU (including instruction execution, pipeline stall cycles).	No	No	No	Yes	Yes	Yes	Yes	Yes	No	No	No
CPU. instruction. decoded	This event is the number of instructions that are decoded. For a packet having two instructions in parallel, the counter will be incremented by two. For soft-dual instructions also, the counter will be incremented by two. In all cases, it will be the address of the first instruction that events is binned against.	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
CPU.instructi on. condition_fal se	This event is the number of instructions that have been killed because of the execution condition. Instructions killed as a result of pipeline flush (such as in reset) are excluded from the list.	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

- LE Little Endian
- (2) BE Big Endian (3) [BE-8] Big Endian [BE-8]

Peripherals Supported

Table 5. Peripherals Supported

MODULE	ARM 11	ARM 968	CORTEX-R4	CORTEX-M3
AHBLite slave memory model	No	Yes	No	Yes
Memory Protection Unit	No	NA	No	Yes

Pins Supported on Pin Connect

Table 6. Pins Supported

PIN NAME	ARM 11	ARM 968	CORTEX-R4	CORTEX-M3
IRQ	Yes	Yes	Yes	No
FIQ	Yes	Yes	Yes	No
NMI	NA	NA	NA	Yes
ISR_0	NA	NA	NA	Yes
ISR_1	NA	NA	NA	Yes
ISR_2	NA	NA	NA	Yes
ISR_3	NA	NA	NA	Yes
ISR_4	NA	NA	NA	Yes
ISR_5	NA	NA	NA	Yes



Table 6. Pins Supported (continued)

PIN NAME	ARM 11	ARM 968	CORTEX-R4	CORTEX-M3
ISR_6	NA	NA	NA	Yes
ISR_7	NA	NA	NA	Yes

Performance Numbers

Table 7. Performance Numbers (1)

OIMIII ATOD	Table 7. Perioriii	and Nambers	
SIMULATOR CONFIGURATION	TEST CASE	MIPS	MCPS
	g723_arm9	3.17	NA
	g729_arm9	2.63	NA
	gsm51_arm9	3.18	NA
ARM11	gsmAMR_arm9	2.44	NA
	gsmefr_arm9	3.19	NA
	mpeg4_arm9	2.50	NA
	wbamr_arm9	3.17	NA
	g723_arm9	2.58	3.91
	g729_arm9	1.66	2.47
	gsm51_arm9	2.63	3.88
ARM968 (Flat Memory)	gsmARM_arm9	2.45	3.61
(Flat Memory)	Gsmefr_arm	2.27	3.40
	mpeg4_arm9	2.07	2.94
	wbamr_arm9	2.55	3.89
	g723_arm9	1.65	2.50
	g729_arm9	1.35	2.00
ARM968	gsm51_arm9	2.30	3.40
(AHBLite compliant memory	gsmARM_arm9	1.67	2.46
interface)	gsmefr_arm9	1.15	1.73
	mpeg4_arm9	1.04	1.47
	wbamr_arm9	1.81	1.19
	g723_arm9	0.83	1.43
	g729_arm9-m3	0.98	1.43
	gsm51_arm9-m3	0.98	1.37
Cortex-M3	gsmARM_arm9	0.93	1.45
	gsmefr_arm-m3	0.99	1.07
	mpeg4_arm-m3	0.82	1.45
	wbamr_arm9	0.99	1.17
	g723_thumb	2.68	NA
	g729_thumb	2.66	NA
	gsm51_thumb	2.70	NA
Cortex-R4	gsmARM_thumb	2.68	NA
	gsmefr_thumb	2.69	NA
	mpeg4_thumb	2.47	NA
	wbamr_thumb	2.65	NA

⁽¹⁾ All benchmarks were run on a Microsoft Windows machine with a P4 Processor and 1GB RAM.



Cycle Accuracy

• Cycle accuracy validation for ARM968 and Cortex-M3 were performed with internal design test cases.

References

You can refer to the following manuals on www.arm.com:

- ARM968 Technical reference manual
- ARM11 Technical reference manual
- Cortex-M3 Technical reference manual
- Cortex-R4 Technical specification manual

Glossary

Term	Description
Cycle Accuracy	Correlation between cycles reported by simulator versus the real hardware

Acronyms

Acronym	Description
MIPS	Million Instructions Per Second
MCPS	Million Cycles Per Second
MPU	Memory Protection Unit

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated