

# MPEG2 Main Profile Decoder (v1.10) on C64x+

#### **FEATURES**

- eXpressDSP™ Algorithm Interface Standard (XDAIS) compliant
- eXpressDSP Digital Media (XDM) Interface compliant
- Validated on the DM644x EVM
- MPEG-2 main-profile-at-high-level (MP@HL) feature of the ISO/IEC 13818-2 standard supported
- ISO/IEC 13818-4 conformance standard, based on inverse discrete cosine transform (IDCT) compliant
- YUV 420 planar and YUV 422 interleaved output formats supported
- Interlaced and progressive decoding supported
- Only elementary video stream input formats supported
- MPEG-1 constrained parameters bit-streams (CPB) supported

- Bottom field reordering for non-progressive sequences where bottom field is sent ahead of top field for frame pictures supported
- Trick play and reverse play supported
- Display width feature supported
- Streams which are non multiples of 16 supported
- Feature XDM\_Parse\_Header supported. This allows parsing of only the headers, skipping the picture data decoding.

## **DESCRIPTION**

MPEG2 video standard specifies the decompression and coded representation for entertainment-quality digital video. This codec has been built and tested on DM644x EVM with XDS560 JTAG emulator, Code Composer Studio version 3.2.40.12, and code generation tools version 6.0.5.



# **Performance Summary**

This section describes performance of the MPEG2 main profile decoder.

# **Table 1. Configuration Table**

CONFIGURATION	ID
MP@ high level features. YUV 4:2:0 planar output, default memory	MPEG2_DEC_001

Table 2. Cycles Information - Profiled on DM644x EVM With Code Generation Tools Version 6.0.5

	PERFORMANCE STATISTICS (MEGA CYCLES PER SECOND) <sup>(1)</sup>			
CONFIGURATION ID	TEST DESCRIPTION <sup>(2)</sup>	AVERAGE	PEAK (3)	
MPEG2_DEC_001	stefan250.m2v, 352 × 288 @ 4 mbps	45.54	50.26	
	TM5_football_4.0M.bs.mpg, 704 × 480 @ 4 mbps	126.35	157.89	
	gi_stream.m2v, 720 × 480 @ 14.987 mbps	177.71	194.78	

- (1) Measured with program memory, stack, and I/O buffers in external memory and with cache configuration 16K-bytes L1D cache and 64K-bytes L2 cache.
- (2) With input encoded stream in the big-endian format, byte swap inside the library is going to cost [(bitrate/8) \* 3] cycles/second. For 4 mbps stream it will translate to 3.932 MHz.
- (3) Peak values are calculated assuming that the most demanding frame is repeated 30 times in the sequence, rather than finding the most demanding 30 frames sequence in the bit stream.

Table 3. Memory Statistics - Generated With Code Generation Tools Version 6.0.5

		TOTAL			
CONFIGURATION ID	DATA MEMORY				
	PROGRAM MEMORY	INTERNAL (2)	EXTERNAL (3)	STACK	
MPEG2_DEC_001 (352 x 288)	110.50	30.875	674.82	4.00	820.20
MPEG2_DEC_001 (704 x 480)	110.50	30.875	2111.82	4.00	2257.20
MPEG2_DEC_001 (720 x 480)	110.50	30.875	2158.32	4.00	2303.70

- (1) All memory requirements are expressed in kilobytes (1K-byte = 1024 bytes).
- (2) Internal memory is placed in L1D RAM.
- (3) Includes frame buffers for 1080I resolution.

### Table 4. Internal Data Memory Split-Up

	DATA MEMORY - INTERNAL <sup>(1)</sup>		
CONFIGURATION ID	SHARED		INSTANCE
	CONSTANTS	SCRATCH	INSTANCE
MPEG2_DEC_001	0.00	30.875	0.00

(1) All memory requirements are expressed in kilobytes.

# Table 5. Co Processor(s) Memory Statistics<sup>(1)</sup>

CONFIGURATION ID	SEQ DATA MEMORY	SEQ PROG MEMORY	SEQ PROG MEMORY	IMX IMG BUF	IMX CMD MEM
MPEG2_DEC_001	0	0	0	0	0

(1) The decoder does not use co-processors; therefore, all the values are zeroes.



### **Notes**

- Evaluation version performance may be off by up to 30 MHz.
- Does not use internal memory for persistent buffers. Relieves algorithm from preserving persistent memory in task switch scenario.
- No constants are on internal memory.
- Display buffer for YUV422 interleaved format is 4050K-bytes for HDTV 1080I format (1920x1080).
- Input buffer to algorithm is assumed to have at least one encoded frame data
- Memory configuration:
  - L1P: 32K-bytes program cache
  - L1D: 64K-bytes data memory and 16K-bytes data cache
  - L2: 64K-bytes cache
- The algorithm uses 4 QDMA channels totaling 32 linked transfers. The algorithm uses DMAN3 interface for logical allocation of these channels
- Total data memory for N non pre-emptive instances = Constants + Runtime Tables + Scratch + N\*(Instance + I/O buffers + Stack)
- Total data memory for N pre-emptive instances = Constants + Runtime Tables + N\*(Instance + I/O buffers + Stack + Scratch)

### References

- ISO/IEC 11172-2:1993 Information technology -- Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbps -- Part 2: Video (MPEG-1 video standard).
- ISO/IEC 13818-2:2000 Information technology -- Generic coding of moving pictures and associated audio information: Video (MPEG-2 video standard)
- MPEG2 Main Profile Decoder on C64x+ User Guide (literature number SPRUET0)

### **Glossary**

Term	Description
Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm
Shared	Sum of Constants and Scratch
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm

## **Acronyms**

Acronym/Abbreviation	Description
СРВ	Constrained parameters bit-streams
DMA	Direct memory access
DMAN3	DMA manager
EVM	Evaluation module
IDCT	Inverse discrete cosine transform
MCPS	Mega cycles per second
MPEG	Motion Picture Expert Group
QDMA	Quick direct memory access
XDAIS	eXpressDSP Algorithm Interface Standard
XDM	eXpressDSP Digital Media

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated