TI 主页 > 半导体 > 处理器平台 > C6000™ 浮点 DSP > TMS320C674x 低功耗 DSP >

TMS320C6747 状态: ACTIVE

浮点数字信号处理器

      
         
此产品变更时通知我

另请参阅

  • TMS320C6745 - 器件与被比较器件具有相似功能，但并不功能等效。 
  • TMS320C6743 - 器件与被比较器件具有相似功能，但并不功能等效。 
  • OMAP-L137 - 器件与被比较器件具有相似功能，但并不功能等效。 

数据表

Download - PDF Icon		 

功能方框图


enlarge 放大

 TMS320C6747-200TMS320C6747-300
CPU1 C674x  1 C674x  
Peak MMACS1600  2400  
Frequency(MHz)200  300  
On-Chip L1/SRAM64 KB  64 KB  
On-Chip L2/SRAM256 KB  256 KB  
ROM1024 KB  1024 KB  
EMIF1 16/8-Bit EMIFA,32/16-Bit EMIFB  1 16/8-Bit EMIFA,32/16-Bit EMIFB  
External Memory Type SupportedAsync SRAM,SDRAM,NAND Flash,NOR  Async SRAM,SDRAM,NAND Flash,NOR  
DMA32-Ch EDMA  32-Ch EDMA  
EMAC10/100  10/100  
HPI1 16-bit  1 16-bit  
LCD1  1  
MMC/SD1  1  
I2C2  2  
SPI2  2  
UART3  3  
USB2  2  
PWM3  3  
eCAP3  3  
McASP3  3  
Timers1 64-Bit GP,1 64-Bit GP/WD  1 64-Bit GP,1 64-Bit GP/WD  
RTC1  1  
Core Supply (Volts)1.2 V  1.2 V  
IO Supply (Volts)1.8 V,3.3 V  1.8 V,3.3 V  
Operating Temperature Range (°C)0 to 70,-40 to 105  0 to 70,-40 to 105  
 样片样片
 库存库存

产品信息

特性

  • Applications
    • Industrial Control
    • USB, Networking
    • High-Speed Encoding
    • Professional Audio
  • Software Support
    • TI DSP/BIOS™
    • Chip Support Library and DSP Library
  • 300-MHz C674x VLIW DSP
  • C674x Instruction Set Features
    • Superset of the C67x+™ and C64x+™ ISAs
    • 2400/1800 C674x MIPS/MFLOPS
    • Byte-Addressable (8-/16-/32-/64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • Compact 16-Bit Instructions
  • C674x Two Level Cache Memory Architecture
    • 32K-Byte L1P Program RAM/Cache
    • 32K-Byte L1D Data RAM/Cache
    • 256K-Byte L2 Unified Mapped RAM/Cache
    • Flexible RAM/Cache Partition (L1 and L2)
    • 1024K-Byte L2 ROM
  • Enhanced Direct-Memory-Access Controller 3 (EDMA3):
    • 2 Transfer Controllers
    • 32 Independent DMA Channels
    • 8 Quick DMA Channels
    • Programmable Transfer Burst Size
  • TMS320C674x Floating Point VLIW DSP Core
    • Load-Store Architecture With Non-Aligned Support
    • 64 General-Purpose Registers (32 Bit)
    • Six ALU (32-/40-Bit) Functional Units
      • Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
      • Supports up to Four SP Additions Per Clock, Four DP Additions Every 2 Clocks
      • Supports up to Two Floating Point (SP or DP) Approximate Reciprocal or Square Root Operations Per Cycle
    • Two Multiply Functional Units
      • Mixed-Precision IEEE Floating Point Multiply Supported up to:
        • 2 SP × SP -> SP Per Clock
        • 2 SP × SP -> DP Every Two Clocks
        • 2 SP × DP -> DP Every Three Clocks
        • 2 DP × DP -> DP Every Four Clocks
      • Fixed Point Multiply Supports Two 32 × 32-Bit Multiplies, Four 16 × 16-bit Multiplies, or Eight 8 × 8-Bit Multiplies per Clock Cycle, and Comples Multiples
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
    • Hardware Support for Modulo Loop Operation
    • Protected Mode Operation
    • Exceptions Support for Error Detection and Program Redirection
  • 128K-Byte RAM Shared Memory (C6747 Only)
  • 3.3V LVCMOS IOs (except for USB interfaces)
  • Two External Memory Interfaces:
    • EMIFA
      • NOR (8-/16-Bit-Wide Data)
      • NAND (8-/16-Bit-Wide Data)
      • 16-Bit SDRAM With 128MB Address Space
    • EMIFB
      • 32-Bit or 16-Bit SDRAM With 256MB Address Space (C6747)
      • 16-Bit SDRAM With 256MB Address Space (C6745)
  • Three Configurable 16550 type UART Modules:
    • UART0 With Modem Control Signals
    • 16-byte FIFO
    • 16× or 13× Oversampling Option
  • LCD Controller (C6747 Only)
  • Two Serial Peripheral Interfaces (SPI) Each With One Chip-Select
  • Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
  • Two Master/Slave Inter-Integrated Circuit (I2C Bus™)
  • One Host-Port Interface (HPI) With 16-Bit-Wide Muxed Address/Data Bus For High Bandwidth (C6747 only)
  • USB 1.1 OHCI (Host) With Integrated PHY (USB1) (C6747 Only)
  • USB 2.0 OTG Port With Integrated PHY (USB0)
    • USB 2.0 High-/Full-Speed Client (C6747)
    • USB 2.0 Full-Speed Client (C6745)
    • USB 2.0 High-/Full-/Low-Speed Host (C6747)
    • USB 2.0 Full-/Low-Speed Host (C6745)
    • High-speed Functionality Available on C6747 Device Only
    • End Point 0 (Control)
    • End Point 1,2,3,4 (Control, bulk, Interrupt or ISOC) Rx and Tx
  • Three Multichannel Audio Serial Ports:
    • Transmit/Receive Clocks up to 50 MHz
    • Six Clock Zones and 28 Serial Data Pins
    • Supports TDM, I2S, and Similar Formats
    • DIT-Capable (McASP2)
    • FIFO buffers for Transmit and Receive
  • 10/100 Mb/s Ethernet MAC (EMAC):
    • IEEE 802.3 Compliant (3.3-V I/O Only)
    • RMII Media Independent Interface
    • Management Data I/O (MDIO) Module
  • Real-Time Clock With 32 KHz Oscillator and Separate Power Rail (C6747 Only)
  • One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
  • One 64-Bit General-Purpose Timer (Watch Dog)
  • Three Enhanced Pulse Width Modulators (eHRPWM):
    • Dedicated 16-Bit Time-Base Counter With Period And Frequency Control
    • 6 Single Edge, 6 Dual Edge Symmetric or 3 Dual Edge Asymmetric Outputs
    • Dead-Band Generation
    • PWM Chopping by High-Frequency Carrier
    • Trip Zone Input
  • Three 32-Bit Enhanced Capture Modules (eCAP):
    • Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) outputs
    • Single Shot Capture of up to Four Event Time-Stamps
  • Two 32-Bit Enhanced Quadrature Encoder Two 32-Bit Enhanced Quadrature Encoder
  • C6747 Device:
    • 256-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZKB Suffix], 1.0-mm Ball Pitch
  • C6745 Device
    • 176-Pin Thin Quad Flat Pack (TQFP) [PTP Suffix], 0.5-mm Pin Pitch
  • Commercial or Extended Temperature

DSP/BIOS, TMS320C6000, C6000, TMS320, TMS320C62x, and TMS320C67x are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

说明

The C6745/6747 is a Low-power applications processor based on C674x™ DSP core. It provides significantly lower power than other members of the TMS320C6000™ platform of DSPs.

The C6745/6747 enables OEMs and ODMs to quickly bring to market devices featuring high processing performance.

The C6745/6747 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32KB direct mapped cache and the Level 1 data cache (L1D) is a 32KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256KB memory space that is shared between program and data space. L2 also has a 1024KB ROM. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by other hosts in the system, an additional 128KB RAM shared memory (C6747 only) is available for use by other hosts without affecting DSP performance.

The peripheral set includes: a 10/100 Mb/s Ethernet MAC (EMAC) with a Management Data Input/Output (MDIO) module; two inter-integrated circuit (I2C) Bus interfaces; 3 multichannel audio serial port (McASP) with 16/9 serializers and FIFO buffers; 2 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable 16-bit host port interface (HPI)[C6747 only]; up to 8 banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UART interfaces (one with RTS and CTS); 3 enhanced high-resolution pulse width modulator (eHRPWM) peripherals; 3 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width modulator (APWM) outputs; 2 32-bit enhanced quadrature pulse (eQEP) peripherals; and 2 external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the C6745/6747 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode. Additionally an Management Data Input/Output (MDIO) interface is available for PHY configuration.

The HPI, I2C, SPI, USB1.1 and USB2.0 ports allow the C6745/6747 to easily control peripheral devices and/or communicate with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

    

定价/封装/CAD 设计工具/样片

价格（美元）封装样片
器件状态温度 (oC)价格（美元） | Quantity封装 | 引脚封装数量 | 封装载体样片
TMS320C6747ZKB2PREVIEW0 to 70 BGA (ZKB) | 256  无
TMS320C6747ZKB3PREVIEW0 to 70 BGA (ZKB) | 256  无
TMS320C6747ZKBT2PREVIEW-40 to 105 BGA (ZKB) | 256  无
TMS320C6747ZKBT3PREVIEW-40 to 105 BGA (ZKB) | 256  无
TMX320C6747AZKB3ACTIVE 16.55 | 100uBGA (ZKB) | 256 90采购样片
TMX320C6747ZKB2ACTIVE0 to 7013.40 | 100uBGA (ZKB) | 256 90采购样片
TMX320C6747ZKB3ACTIVE0 to 7013.40 | 100uBGA (ZKB) | 256 90采购样片

建议零售价格仅用于预算，以美元为单位，并且价格是浮动的。 若要查询有关批量价格、本地货币价格或交付报价的信息，请与当地德州仪器 (TI) 销售办事处或授权经销商联系。

库存

  TI 库存状态 已报告的分销商库存
TMX320C6747AZKB3截至 4:58 PM GMT, 2009年 7月 3日截至 4:58 PM GMT, 2009年 7月 3日
 交货周期地区公司库存采购
 10 Weeks无报告
查看经销商		   
TMX320C6747ZKB2截至 4:58 PM GMT, 2009年 7月 3日截至 4:58 PM GMT, 2009年 7月 3日
 交货周期地区公司库存采购
 12 Weeks无报告
查看经销商		   
TMX320C6747ZKB3截至 4:58 PM GMT, 2009年 7月 3日截至 4:58 PM GMT, 2009年 7月 3日
 交货周期地区公司库存采购
 12 Weeks无报告
查看经销商		   

查看中国经销商

**目前尚无法提供交货时间信息。 但是，由于我们的信息每天都会更新，如有疑问，请马上与我们联系。 有关附加信息，请与首选的 TI 授权分销商 联系。

质量与无铅数据

 产品目录DPPM / MTBF / FIT 率
器件环保计划* 铅/焊球涂层MSL 等级/回流焊峰详细信息详细信息
TMX320C6747AZKB3  TBD Call TI Call TI查看查看
TMX320C6747ZKB2  TBD Call TI Call TI查看查看
TMX320C6747ZKB3  TBD Call TI Call TI查看查看

* 计划的环保分级：无铅 (RoHS)、无铅（RoHS 豁免）或绿色环保（RoHS 和无 Sb/Br）- 请单击上表中产品目录明细的“查看”链接，以获得最新供货信息和附加产品目录明细。

如果此时没有在线提供您所请求的信息，则请联系 我们的产品信息中心， 以了解关于此信息可用性的信息。

技术文档

TMS320C6747 最新技术文档 Help

数据表

应用手册

查看 TMS320C674x 低功耗 DSP 的应用手册

用户指南

查看 TMS320C674x 低功耗 DSP 的用户指南

选择指南

模型

查看 TMS320C674x 低功耗 DSP 的模拟模型

白皮书

View White Papers for TMS320C674x 低功耗 DSP

勘误表

更多文献资料

查看 TMS320C674x 低功耗 DSP 的更多文献资料

工具与软件

名称型号 公司 工具/软件类型
Code Composer Studio IDECCSTUDIOTexas InstrumentsCode Composer Studio(TM) IDE
XDS510 类仿真器XDS510Texas Instruments仿真器/分析仪
OMAP-L137/TMS320C6747 浮点入门套件TMDXOSKL137BETTexas Instruments入门套件
TMS320C674x DSP 库SPRC900 Texas Instruments 信号处理库 
C64x+IMGLIBSPRC264 Texas Instruments 信号处理库 
TMS320C67x DSP 库SPRC121 Texas Instruments 信号处理库 
C64x+ IQMath 库 - 虚拟浮点引擎SPRC542 Texas Instruments 信号处理库 
具有 TCP/IP 堆栈的网络开发者套件 (NDK)NDKTCPIP Texas Instruments 驱动程序/ IO/ 控制 软件 
TMS320C67x Fast RTS 库SPRC060 Texas Instruments 信号处理库 
C64x+DSPLIBSPRC265 Texas Instruments 信号处理库 
驱动程序/平台支持包 (PSP)SUPPORTPKG Texas Instruments 驱动程序/ IO/ 控制 软件 
多媒体框架产品 (MFP) - 编解码引擎和 xDAIS 框架组件TMDMFP Texas Instruments 框架软件 

型号 名称 产品系列 注释
TMS320C6745   浮点数字信号处理器     器件与被比较器件具有相似功能，但并不功能等效。   
TMS320C6743   定点/浮点数字信号处理器     器件与被比较器件具有相似功能，但并不功能等效。   
OMAP-L137   低功耗应用处理器     器件与被比较器件具有相似功能，但并不功能等效。   
TMS320C6745   浮点数字信号处理器   C6000 FLOATING-POINT DSPS - TMS320C674X LOW POWER DSPS      
TMS320C6743   定点/浮点数字信号处理器   C6000 FLOATING-POINT DSPS - TMS320C674X LOW POWER DSPS      

相关应用产品

所有应用产品

支持和社区

其它支持资源



Click Here