CDCLVP2106
- Dual 1:6 Differential Buffer
- Two Clock Inputs
- Universal Inputs Can Accept LVPECL, LVDS,
LVCMOS/LVTTL - 12 LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 92 mA
- Very Low Additive Jitter: <100 fs,
RMS in 10-kHz to 20-MHz Offset Range - 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 550 ps
- Maximum Within Bank Output Skew: 20 ps
- LVPECL Reference Voltage, VAC_REF,
Available for Capacitive-Coupled Inputs - Industrial Temperature Range: –40°C
to +85°C - Supports 105°C PCB Temperature (Measured
with a Thermal Pad) - Available in 6-mm × 6-mm, 40-Pin VQFN
(RHA) Package - ESD Protection Exceeds 2000 V (HBM)
The CDCLVP2106 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 20 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2106 clock buffer distributes two clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2106 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2106 is characterized for operation from 40°C to +85°C and is available in a 6-mm × 6-mm, VQFN-40 package.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | CDCLVP2106 12-LVPECL Output, High-Performance Clock Buffer 数据表 (Rev. B) | PDF | HTML | 2013年 10月 25日 | ||
EVM 用户指南 | Low Additive Phase Noise Clock Buffer Evaluation Board | 2009年 8月 25日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
CDCLVP2106EVM — CDCLVP2106 评估模块
CLOCK-TREE-ARCHITECT — 时钟树架构编程软件
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | 下载 |
---|---|---|
VQFN (RHA) | 40 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点